IC Design Engineer - RTL/FPGA for SoC Subsystems in Burnaby

IC Design Engineer - RTL/FPGA for SoC Subsystems in Burnaby

Burnaby Full-Time 81000 - 99000 $ / year (est.) On-site
N

At a Glance

  • Tasks: Design cutting-edge sub-systems in SoCs and collaborate with system architects.
  • Company: Join NETINT Technologies Inc., a dynamic startup focused on innovation.
  • Benefits: Competitive salary, flexible work environment, and opportunities for growth.
  • Other info: Fast-paced startup culture with great potential for career advancement.
  • Why this job: Make an impact in the tech world by working on exciting IC design projects.
  • Qualifications: Experience in RTL development and FPGA verification is a plus.

The predicted salary is between 81000 - 99000 $ per year.

NETINT Technologies Inc. is seeking an IC design engineer to work with system architects on designing a sub-system in So Cs.

You will contribute to micro-architecture decisions, IP vendor selection, and RTL development for the sub-system, with FPGA verification and FW/SW integration.

The role also involves building test benches, validating RTL, and supporting FPGA fabrication using Xilinx Vivado, as well as cross-team collaboration for system testing and debug in a startup environment.

#J-18808-Ljbffr

IC Design Engineer - RTL/FPGA for SoC Subsystems in Burnaby employer: NETINT Technologies, Inc.

At NETINT Technologies, we pride ourselves on being an excellent employer that fosters a culture of innovation and collaboration. As an ASIC Validation Engineer, you will benefit from continuous learning opportunities in a dynamic environment, working alongside talented professionals who are passionate about pushing the boundaries of technology. Our commitment to employee growth, coupled with our focus on cutting-edge projects in the heart of the tech industry, makes NETINT a rewarding place to advance your career.

N

Contact Details:

NETINT Technologies, Inc. Recruitment Team

We think you need these skills to ace IC Design Engineer - RTL/FPGA for SoC Subsystems in Burnaby

IC Design
RTL Development
FPGA Verification
Xilinx Vivado
Micro-architecture Design
IP Vendor Selection
Test Bench Development