Senior ASIC Physical Design Engineer

Senior ASIC Physical Design Engineer

Full-Time 108000 - 132000 $ / year (est.) On-site
C

At a Glance

  • Tasks: Lead ASIC physical design and timing closure for high-performance networks.
  • Company: Ciena Corporation, a leader in innovative networking solutions.
  • Benefits: Competitive salary, health benefits, and opportunities for professional growth.
  • Other info: Collaborative environment with strong focus on innovation and technology.
  • Why this job: Join a cutting-edge team and shape the future of high-performance networks.
  • Qualifications: Experience in ASIC backend design, scripting, and timing analysis.

The predicted salary is between 108000 - 132000 $ per year.

Ciena Corporation in Ottawa is seeking a senior ASIC backend designer to drive physical design, floorplanning, and timing closure for high-performance networks.

You will work with RTL teams to integrate analog blocks and optimize PPA while leveraging advanced EDA flows.

The role emphasizes scripting, formal verification, and STA analysis to ensure signoff-quality results on tight submicron nodes.

A strong collaboration with tool vendors and cross-functional teams is essential.

#J-18808-Ljbffr

Senior ASIC Physical Design Engineer employer: Ciena Corporation

Ciena is an exceptional employer that prioritizes a people-first approach, fostering a flexible work environment that encourages individual growth and well-being. Located in Ottawa, our culture emphasizes innovation and collaboration, providing employees with opportunities to contribute to cutting-edge technology while making a meaningful impact on society. With a comprehensive benefits package and a commitment to diversity and inclusion, Ciena is dedicated to creating a workplace where every employee feels valued and empowered.

C

Contact Details:

Ciena Corporation Recruitment Team

We think you need these skills to ace Senior ASIC Physical Design Engineer

Physical Design
Floorplanning
Timing Closure
PPA Optimization
EDA Flows
Scripting
Formal Verification