Celero Communications, Inc. in Ottawa is seeking an experienced ASIC Design Engineer to contribute to high‑speed optical communication ASICs.
You will design digital blocks in Verilog/SystemVerilog, integrate DSP, SerDes, and mixed‑signal components, and collaborate across Analog, Verification, and Physical Design to deliver silicon through tapeout. You will perform synthesis, timing analysis, CDC, and lint, drive PPA optimizations, write automation in Python or Tcl, and guide other engineers in
#J-18808-Ljbffr
Senior ASIC Design Engineer - High-Speed DSP & Optical in Ottawa employer: Celero Communications, Inc.
At Celero Communications, Inc., we pride ourselves on fostering a dynamic and innovative work culture that empowers our employees to excel in their roles. As a Senior High-Speed Analog IC Designer, you will have access to cutting-edge technology and the opportunity for professional growth within a collaborative team environment. Located in a vibrant startup atmosphere, we offer competitive benefits and a chance to make a significant impact in the rapidly evolving field of AI interconnects.
Contact Details:
Celero Communications, Inc. Recruitment Team
