Apply SystemVerilog UVM and security verification expertise at Arm, with hybrid working patterns determined by team needs. Help validate security IP for pioneering SoC designs. As a Design Verification Engineer, you will work on cryptography, key management, embedded microprocessor systems, hardware root of trust, and secure boot. You will help define and realize hardware security IP and subsystems. The work spans test planning, testbench development, verification models, test strategies, and productization. You will partner with design teams for functional sign off, comprehensive coverage, and power and performance optimization. Key Responsibilities:
Craft test plans and verification strategies for security IP Develop UVM, SystemVerilog, Verilog, and C testbenches Debug test failures and verification issues Partner with design teams on functional sign off Mentor team members and support project initiatives Requirements:
Three-plus years verifying sophisticated IP, subsystems, or SoCs Bachelor’s or Master’s degree in a related field Understanding of Verilog HDL and SystemVerilog UVM Experience with security hardware, cryptography, and secure boot Experience with Python, Perl, Tcl, or similar scripting Bring security hardware, UVM, and embedded verification expertise to Arm’s Hardware Security IP development and SoC programs.
#J-18808-Ljbffr
Security Design Verification Engineer in Toronto employer: Arm Limited
Arm Limited is an exceptional employer located in the vibrant city of Toronto, offering a dynamic work culture that fosters innovation and collaboration. As a Senior Hardware Security Verification Engineer, you will have access to cutting-edge technology and opportunities for professional growth, all while working alongside talented teams dedicated to enhancing security in SoC design. With a strong emphasis on employee development and a commitment to work-life balance, Arm Limited stands out as a rewarding place to build your career.
