A well-funded AI and semiconductor startup is seeking a Junior/Intermediate Design Verification Engineer in Toronto, offering a competitive salary of CA$150K to CA$200K plus equity. Responsibilities include writing SystemVerilog/UVM testbenches, defining verification plans, and automating test execution. Ideal candidates should have 1-5 years of experience, familiarity with verification methodologies, and strong scripting skills. The role offers mentorship from senior engineers and the chance to work in a dynamic hybrid environment.
#J-18808-Ljbffr
AI-Driven Chip Verification Engineer in Toronto employer: Arcadia
Join a dynamic AI innovation startup located in downtown Toronto, where you'll have the opportunity to take ownership of cutting-edge architecture and technical direction for large-scale AI platforms. With a hybrid work model, a culture that fosters autonomy, and access to extensive resources from a global technology leader, this role offers meaningful challenges and significant growth opportunities in a collaborative environment. You'll be part of a team that values hands-on problem-solving and mentorship, making it an excellent place for passionate engineers looking to make a real impact.
