Altera is seeking a student/intern to join the IP Solutions Engineering team in Toronto. You will help develop and verify External Memory IP cores for DDR5/LPDDR5 memories, working across FPGA architectures, design implementation, and documentation.
Collaboration with silicon, validation, and application teams is essential. The role emphasizes architecture, verification, and integration, with exposure to high-speed interfaces and customer-facing support.
#J-18808-Ljbffr
FPGA IP Design Intern for DDR5/LPDDR5 in Toronto employer: altera
Altera is an exceptional employer located in the vibrant city of Toronto, offering a dynamic work culture that fosters innovation and collaboration. As a HLS Compiler Engineer, you will benefit from mentorship by seasoned professionals while engaging in meaningful projects that push the boundaries of technology. With a strong focus on employee growth and development, Altera provides unique opportunities to enhance your skills in a cutting-edge field, making it an ideal place for those seeking a rewarding career in hardware synthesis and AI acceleration.
