At a Glance
- Tasks: Lead complex physical design for cutting-edge AI data center chips and optimize performance.
- Company: Join AMD, a leader in technology innovation shaping the future.
- Benefits: Competitive salary, inclusive culture, and opportunities for career advancement.
- Other info: Collaborative environment with mentorship opportunities and dynamic projects.
- Why this job: Make a real impact on next-gen technology while advancing your career.
- Qualifications: Strong experience in physical design and proficiency in Python and TCL.
The predicted salary is between 132030 - 161370 $ per year.
At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.
Join an experienced physical design team working on AMD graphics IP for next-generation AI data center chips. In this role, you will own and drive complex physical design work for multi-million-gate blocks, delivering designs against challenging performance, power, and area targets using advanced process technologies.
You will work closely with RTL design and other engineering partners throughout the project lifecycle, from floorplanning, synthesis, and placement through clock tree synthesis, routing, timing closure, extraction, physical verification, and final signoff. The role also provides opportunities to lead technical execution, establish design methodologies, improve automated design flows, and mentor other engineers.
You are a collaborative technical leader who brings strong analytical thinking, clear communication, and attention to detail to complex physical design challenges. You work effectively with RTL and physical design teams to solve problems, navigate technical tradeoffs, and keep designs moving toward closure. You take ownership of execution, communicate issues and priorities clearly across geographically distributed teams, and are comfortable providing technical guidance and mentoring to other engineers. You can balance multiple priorities while keeping the team focused on successful project delivery.
KEY RESPONSIBILITIES:
- Own the physical design of complex, multi-million-gate graphics IP blocks and drive designs toward required performance, power, and area targets.
- Partner with RTL design teams to identify frequency bottlenecks and address logic-level and timing issues early in the project lifecycle.
- Drive floorplanning, power planning, synthesis, placement, clock tree synthesis, routing, extraction, timing closure, and physical verification.
- Perform and support DRC/LVS verification, crosstalk analysis, and EM/IR analysis through final design signoff.
- Establish and improve physical design methodologies for large IP delivery, including IP integration and design-quality checks.
- Drive design optimization for timing, power, area, and design-cycle efficiency.
- Develop and enhance scripts and automated design flows to improve physical design execution.
- Provide technical leadership and mentoring to engineers throughout design closure.
- Collaborate across geographically distributed engineering teams to deliver projects against technical requirements.
PREFERRED EXPERIENCE:
- Strong experience in physical design for high-performance semiconductor designs, including timing closure and physical signoff.
- Experience with synthesis and timing-driven place and route of RTL blocks for high-speed datapath and control-logic applications.
- Experience with floorplanning, clock tree synthesis, clock and power gating, scan stitching, routing, extraction, and physical verification.
- Experience with physical design and signoff tools such as Synopsys ICC2, ICC, Fusion Compiler, PrimeTime and StarRC; Mentor Graphics Calibre; Apache RedHawk; and Cadence Innovus and Genus.
- Experience establishing design methodologies, integrating IP, performing logic-equivalence checks, and validating physical, timing, and electrical quality for large IP delivery.
- Experience with advanced process technologies, including N2P or below.
- Proficiency with Python and TCL for design-flow development and automation.
- Experience leading engineers through design closure and providing technical mentorship.
- Familiarity with RTL design, logic-level optimization, and computer organization/architecture.
- Experience applying or developing AI techniques for performance, power, and area optimization is desirable.
ACADEMIC CREDENTIALS:
Bachelors or Masters in Electronics/Electrical Engineering preferred.
LOCATIONS:
Vancouver, BC or Markham, ON
Sr. Staff Physical Design Engineer in Vancouver employer: Advanced Micro Devices, Inc.
At AMD, we pride ourselves on fostering a dynamic work culture that encourages innovation and collaboration. As a Low Power Signoff Lead Engineer, you will benefit from our commitment to employee growth through continuous learning opportunities and mentorship, all while working in a vibrant location that promotes a healthy work-life balance. Join us to be part of a team that values your contributions and empowers you to make a significant impact in the world of technology.
Contact Details:
Advanced Micro Devices, Inc. Recruitment Team