At a Glance
- Tasks: Drive SoC-level scan insertion and optimize test architectures.
- Company: Join a leading tech company at the forefront of innovation.
- Benefits: Competitive salary, health benefits, and opportunities for growth.
- Other info: Dynamic team environment with exciting projects and career advancement.
- Why this job: Make an impact in digital design and collaborate with top engineers.
- Qualifications: Experience in DFT, ATPG, and strong scripting skills required.
The predicted salary is between 90000 - 110000 $ per year.
Advanced Micro Devices, Inc. seeks an experienced engineer to drive end-to-end So C-level scan insertion, DFT implementation, and ATPG execution.
You will develop and optimize scan architectures, analyze coverage, and collaborate with design, verification, and CAD teams to improve test quality and manufacturability.
The role emphasizes strong fundamentals in DFT, ATPG, and digital design, with hands-on scripting and debugging across multi-disciplinary teams.
#J-18808-Ljbffr
SoC Scan & ATPG Engineer (DFT) employer: Advanced Micro Devices, Inc.
At AMD, we pride ourselves on fostering a dynamic work culture that encourages innovation and collaboration. As a Low Power Signoff Lead Engineer, you will benefit from our commitment to employee growth through continuous learning opportunities and mentorship, all while working in a vibrant location that promotes a healthy work-life balance. Join us to be part of a team that values your contributions and empowers you to make a significant impact in the world of technology.
Contact Details:
Advanced Micro Devices, Inc. Recruitment Team
